










# BLOCK DIAGRAM




# POWER TREE











# LPDDR3 32X1



# CPU










Away from the board outline and sensitive signal.  
Around GND line.




## ChipHD to Pine64

Size	Document Number	Rev
A3	CPU	V1.2
Date: Tuesday, January 30, 2018		Sheet 5 of 19




# Power




# eMMC/SPI\_FLASH



## eMMC socket




## SPI\_FLASH



# AUDIO

## HP\_JACK




- 5 HBIAS << \_\_\_\_\_
- 5 HP-DET << \_\_\_\_\_
- 5 HPOUTLFB << \_\_\_\_\_
- 5 HPOUTL << \_\_\_\_\_
- 5 HPOUTR << \_\_\_\_\_
- 5 MIC2N << \_\_\_\_\_
- 5 MIC2P << \_\_\_\_\_
- 5 HS-MIC << \_\_\_\_\_
  
- 5 EAROUTP << \_\_\_\_\_
- 5 EAROUTN << \_\_\_\_\_
  
- AVCC \_\_\_\_\_
- VCC-5V \_\_\_\_\_




# USB/T-CARD

## T-CARD





R18

VCC-CARD





## USB

Differential pairs  
 ZO= 90 ohm




The ESD part's parasitic capacitance < 5pF.

## USB





The ESD part's parasitic capacitance < 5pF.





### ChipHD to Pine64

Size A3	Document Number <b>USB/T-CARD</b>	Rev V1.2
Date: Tuesday, January 30, 2018	Sheet 9 of 19	




# CAMERA






DVDD1V8-CSI = 1.8V  
DOVDD-CSI = 2.8V  
AVDD-CSI = 2.8V






# LCD



# MIPI-LCD







HSD 10V/3.7V CPT Vcom=4.3V




**ChipHD to Pine64**

Size	Document Number	Rev
A3	LCD	V1.2
Date:	Tuesday, January 30, 2018	Sheet 11 of 19




# Euler e Connector




# HDMI




Differential pairs  
Z0= 100 ohm



# LCD POWER









# Backlight




# ChipHD to Pine64

# WIFI+BT





# CTP/IR

## IR




## CTP







# Pi-2 Connector



R18




### GMAC-3V



### PHY\_VDD33


### PHY\_AVDD33



### 3.3/2.5V RGMII Power

### PHY\_VDD33


### PHY\_VDD25



Reserve for 2.5V RGMII power (if MAC support 2.5V RGMII)

- R80 for 3.3V RGMII
- R81 for 2.5V RGMII (From 3.3-2.5V LDO)
- R82 for 2.5VRGMII (From ACR 2.5V)
- RTL8201FN/EN:GR81(NC) GR82(NC)

For EMI GC27,GC28 must close to pin15 and pin21



RTL8211CN/D/E	GL1	C56	U10	GR65	GR66	GR122	GC41/GC57
Enable switching regulator	○	○	✗	○	✗	✗	○
Disable switching regulator	✗	✗	○	✗	○	○	✗

Note 1: The Trace length between GL1 and Pin 48 must be within 0.5 cm. GC40 and GC41 to G L1 must be within 0.5cm.


RTL8211D/8211CN:GC40 22uF(X5R)  
RTL8211E: GC40 4.7uF(X5R)



### VDDREG

### PHY\_AVDD33

Note 2: The Trace length from C56, C57 to Pin 44,45 must be within 1 cm. The trace width from PHY\_AVDD33 to Pin 44,45 should >40mils



Isolation VDDREG and AVDD33  
RTL8201FN/EN:GC56(NC),GC57(NC),GR146(NC)  
RTL8211CN/8211D: GC56 22uF(X5R)  
RTL8211E: GC56 4.7uF(X5R)


### External Power Source

U10,GC69,GC68, GR122,GR120 and GR121 are only used by 8211CN/8211D/8211E application when switching regulator is disabled. For other applications, please remove them.


RESERVE

RTL8201FN/EN :  
C40,C41,GL1 is NC  
GC33,GC38,GC35,GC37 is NC

C40 close to L1




Reserve for EMI




### PHY\_AVDD10

C44 close to pin40








### PHY\_VDD10





C39 close to pin28



## ChipHD to Pine64



Configuration Setting




RTL8211CN/8211D/8211E:  
GR76,GR78: Config for all capability  
GR71,GR74: PHY Address=01 (8211D/8211CN)  
GR46,GR71,R74: PHY Address=001 (8211E)  
GR69,GR85: Without TX/RX Delay

RTL8201EN:  
GR88:MII Interface  
GR87:SN Interface  
GR71,GR74: PHY Address=001  
Other resistors are NC

RTL8201FN:  
R78 : REF CLK Input  
R77: REF CLK Output  
R69,R71,R74: PHY Address=001  
Other resistors are NC

RSET/ENSWREG/CLK125 Co-layout



RGMII/RMII

